

WHAT IS CLAIMED IS:

1 1. A stream routing unit for routing each of a plurality of input packet streams to any
2 of a plurality of destinations, the stream routing unit comprising:

3 a plurality of input ports for receiving respective input streams;

4 a plurality of output ports associated with respective destinations to which the
5 input packet streams can be routed;

6 storage means for holding packets of the input packet streams at addressable
7 locations each identifiable by an address;

8 an assignment data structure identifying for each input stream at least one
9 destination to which each input packet stream is to be routed; and

10 a packet allocation data structure holding for each new incoming packet a source
11 identifier identifying the origin of the packet and the address in the storage means where the
12 packet is held, the packet allocation data structure further holding information identifying the
13 intended destination of the packet derived from the assignment data structure.

1 2. The stream routing unit according to claim 1, wherein the input packet streams
2 have a lower bit rate than output streams into which they are merged at the plurality of output
3 ports.

1 3. The stream routing unit according to claim 1, wherein the assignment data
2 structure is a matrix.

1 4. The stream routing unit according to claim 1, wherein the packet allocation data
2 structure is an array of slots, each slot holding a source identifier and associated address.

1 5. The stream routing unit according to claim 4, wherein the packet allocation data
2 structure is associated with a write pointer which is configured to point to the next available slot
3 in the array for the source identifier and address of the next incoming packet.

1 6. The stream routing unit according to claim 4, wherein information identifying the
2 intended destination of the packet is provided by a set of destination pointers, each destination
3 pointer associated with a respective output port and each destination pointer being configured to
4 point to a slot in the array which holds a source identifier and address of a packet intended for a
5 particular destination associated with a particular output port.

1 7. The stream routing unit according to claim 1, wherein the packets of a said input
2 stream are of a common length.

1 8. A data communication system for routing incoming packets to at least one
2 destination, the system comprising:

3 a plurality of packet stream sources each generating a packet stream;

4 a stream routing unit comprising:

5 a plurality of input ports for receiving respective input packet streams;

6 a plurality of output ports associated with respective destinations to which
7 the input packet streams can be routed;

8 storage means for holding packets of the input packet streams at
9 addressable locations each identifiable by an address;

10 an assignment data structure identifying for each input stream at least one
11 destination to which each input packet stream is to be routed; and

12 a packet allocation data structure holding for each new incoming packet a
13 source identifier identifying the origin of the packet and the address in the storage means where
14 the packet is held, the packet allocation data structure further holding information identifying the
15 intended destination of the packet derived from the assignment data structure; and

16 a plurality of destinations for receiving packets of the packet streams generated by
17 the sources.

1 9. The data communication system according to claim 8, wherein at least one of the
2 destinations comprises a programmable transport interface.

- 1 10. The data communication system according to claim 8, wherein the input packet
2 streams have a lower bit rate than output streams into which they are merged at the plurality of
3 output ports.

1 11. A method of routing packet streams from a plurality of sources to any of a
2 plurality of destinations, the method comprising:

3 receiving said packet streams;

4 identifying for each input packet stream at least one destination to which each
5 input packet stream is to be routed using an assignment data structure;

6 holding each packet of the packet stream at an addressable location identifiable by
7 an address in a storage means;

8 holding for each new incoming packet a source identifier identifying the origin of
9 the packet and the address in the storage means where the packet is held;

10 holding information identifying the intended destination of the packet derived
11 from the assignment data structure; and

12 using said information identifying the intended destination to route the packet
13 from the storage means to the or each output port associated with the respective identified
14 destination(s).

1 12. The method according to claim 11, wherein the input packet streams have a lower
2 bit rate than output streams into which they are merged at the output ports.

1 13. The method according to claim 11, wherein said information identifying the
2 intended destination of the packet is provided by a set of destination pointers, said method
3 further comprising:

4 associating each destination pointer with a respective output port; and

5 configuring each destination pointer to point to a source identifier and address of
6 a packet intended for the destination associated with that output port.

1 14. The method according to claim 11 further comprising:
2 holding each new incoming packet in a packet allocation data structure having a
3 plurality of slots;
4 holding in each slot a source identifier and associated address; and
5 associating each slot with a write pointer which is configured to point to the next
6 available slot in the array for the source identifier and address of the next incoming packet.

1 15. A device for delivering incoming packets to at least one destination, the device
2 comprising:

3 a source to destination matrix for mapping at least one source to at least one
4 destination;

5 a packet allocation table for associating a source and at least one destination for a
6 particular packet with a memory location at which the particular packet is stored; and

7 an algorithm for controlling removal of the incoming packets from a memory to at
8 least one destination, wherein the incoming packets have a lower bit-rate than packets delivered
9 to the at least one destination.

1 16. The device of claim 15 further comprising a memory for holding the incoming
2 packets at addressable locations each identifiable by an address.

1 17. The device of claim 15 further comprising:
2 a plurality of input ports for receiving respective input packets; and
3 a plurality of output ports associated with respective destinations to which the
4 input packets can be routed.

1 18. A method for delivering incoming packets to at least one destination, the method
2 comprising:
3 mapping at least one source to at least one destination;
4 associating a source and at least one destination for a particular packet with a
5 memory location at which the particular packet is stored; and
6 controlling removal of the incoming packets from a memory to at least one
7 destination, wherein the incoming packets have a lower bit-rate than packets delivered to the at
8 least one destination.

1 19. The method of claim 18 further comprising holding the incoming packets at
2 addressable locations each identifiable by an address.

1 20. The method of claim 18 further comprising:
2 receiving respective input packets; and
3 routing outgoing packets through a plurality of output ports associated with
4 respective destinations.

1 21. The method of claim 18, wherein mapping further comprises creating a source to
2 destination matrix.

1 22. The method of claim 18, wherein the at least one destination is a programmable
2 transport interface.

1 23. The method of claim 18, wherein the memory is an SRAM memory.

1 24. A method for controlling removal of packets from a memory to at least one
2 destination, the method comprising:

3 reading each packet from a memory;

4 determining if each packet is destined for more than one destination;

5 if the packet is destined for more than one particular destination, outputting the
6 packet when a port for each particular destination is available; and

7 if the packet is destined for one particular destination, outputting the packet only
8 when a port for the particular destination is free.

1 25. The method of claim 24 further comprising forming an array for indicating, for
2 each packet, a source and destination for a packet held in a particular memory location.

1 26. The method of claim 25 further comprising assigning, for each destination, a
2 pointer directed at a particular slot of the array.

1 27. The method of claim 24 further comprising assigning a write pointer to point to a
2 next available slot in the array.

1 28. An apparatus for controlling removal of packets from a memory to at least one
2 destination, the apparatus comprising:

3 a processor for reading each packet from a memory and determining if each
4 packet is destined for more than one destination; and

5 a plurality of outputs for receiving the packet, wherein if the packet is destined for
6 more than one particular destination, the plurality of outputs receiving the packet when a port for
7 each particular destination is available.

1 29. The apparatus of claim 28 further comprising an array for indicating, for each
2 packet, a source and destination for a packet held in a particular memory location.

1 30. The apparatus of claim 29 further comprising a pointer, assigned for each
2 destination, directed at a particular slot of the array.

1 31. The apparatus of claim 28 further comprising a write pointer for pointing to a next
2 available slot in the array.